


[Advanced Groups Search](#) [Preferences](#) [Groups Help](#)

processor cache

Google Search

12 May 1981 - 8 Oct 2000

Groups search result 3 for processor cache

Processor chip • Run your 32 and 64-bit applications simultaneously without compromise. • www.amd.com

Sponsored

Intel Pentium 4 Processor • Compare real bottom-line prices with tax and shipping. No surprises. • www.pricegrabber.com

Links

Intel® Pentium® 4 • Embedded processor platforms for scalable & differentiated solutions • www.intel.com
From: [Carl Bruggeman \(bruggema@cs.indiana.edu\)](mailto:bruggema@cs.indiana.edu)

Search Result 3

Subject: Question about **processor cache**-line sparesNewsgroups: [comp.lsi](#)View: [Complete Thread \(4 articles\)](#)

Date: 1994-08-30 17:16:45 PST

[Original Format](#)

I posted this message to comp.arch about a week ago and I got only two replies (thanks David and John!), so I am trying again in the hope that this news group might be more appropriate...

I have a few question about **cache** design for on-chip **processor** caches. I vaguely recall hearing that on-chip caches can be designed with extra **cache**-lines that can replace defective **cache** lines (during testing, I believe) in order to increase **processor** yields.

1. Are spare **cache** lines that can be spliced in to replace defective lines ever/sometimes/always used in todays processors (especially designs with large caches like the Alpha and Power-PC)?
2. Since first level **cache** access times are usually one of the most important factors limiting **processor** cycle time, does sparing have any impact on **cache** cycle time? Only when a spare is actually spliced in? Even when a spare isn't spliced in?
3. I know that defects rates are closely guarded secrets, but is there anything in the literature about the effectiveness of **cache** line spares?

On the related subject of defects and yields...

If I remember correctly from my graduate-level VLSI course where we used a simple 2 metal process (my only source of VLSI knowledge), vias, especially vias to the second-level metal, were supposed to contribute a fair amount to the likely-hood of defects and lower yields. Assuming this has any basis in reality, it seems to me that the 3-level and 4-levels of metal used in todays high-end **processor** would also have a substantial negative impact on yields. Is this the case?

Thanks in advance for any information, insights, or references!

Carl Bruggeman
bruggema@cs.indiana.edu

[Google Home](#) - [Advertise with Us](#) - [Business Solutions](#) - [Services & Tools](#) - [Jobs, Press, & Help](#)

©2003 Google

L Number	Hits	Search Text	DB	Time stamp
1	51771	voltage near4 indicat\$6	USPAT; EPO	2003/10/08 10:27
2	4718	voltage near4 indicat\$6 with supply	USPAT; EPO	2003/10/08 10:27
3	98	voltage near4 indicat\$6 with supply and 713/3\$.ccls.	USPAT; EPO	2003/10/08 10:36
4	0	voltage near4 indicat\$6 with supply and 713/3\$.ccls.	EPO; JPO	2003/10/08 10:36
5	231	voltage near4 indicat\$6 with supply	EPO; JPO	2003/10/08 10:36
6	26	voltage near4 indicat\$6 with supply and g06f\$.ipc.	EPO; JPO	2003/10/08 10:37
7	0	voltage near4 indicat\$6 with supply and g06f\$.ipc.	IBM_TDB	2003/10/08 10:37
8	11	voltage near4 indicat\$6 with supply	IBM_TDB	2003/10/08 10:45
9	2	inactiv\$4 near5 sleep	IBM_TDB	2003/10/08 10:46
10	1	reduc\$4 near2 (voltage power) near5 (inactiv\$6 sleep\$3)	IBM_TDB	2003/10/08 10:54
12	5380	processor near2 cache	USPAT; EPO; JPO	2003/10/08 10:54
13	4742	processor near2 cache and g06f\$.ipc.	USPAT; EPO; JPO	2003/10/08 10:54
14	705	processor near2 (includes contains comprises) near2 cache and g06f\$.ipc.	USPAT; EPO; JPO	2003/10/08 10:55